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Abstract
Ultrasound refers to sound waves with frequencies above the upper limit
of human hearing. Due to the high frequency, the energy can be concen-
trated and used for therapeutic applications, such as ultrasound imaging and
therapeutic devices. This thesis focuses on the design of driving circuits for
ultrasound transducers. The Class D amplifier loaded with a piezoelectric ul-
trasound transducer is analyzed, and a design methodology is developed. The
resulting design achieves high efficiency and can handle transducer impedance
variations by adjusting two capacitances in the matching network. The am-
plifier topology is simple and low-cost. If this design is implemented in the
lab, it will require a variable DC voltage supply, a gate driver, two NMOSs,
an L-C filter, and a parallel capacitor.
A reference design to drive disc-shaped transducers with a radius of 20 mm,
and a thickness of 2.8 mm, made of piezo-composite crystal, is presented to il-
lustrate the design methodology. The resulting amplifier can provide a power
of near 50 W at 1034 kHz with 97 % efficiency when driving six different
transducer samples. The analysis and design methodology are validated by
simulating the amplifier performance in LTSpice and a corner analysis con-
sidering matching network component variations.
Acknowledgments
I would like to thank my supervisor, Dr. Carlos Christoffersen, and my co-
supervisor, Dr. Yushi Zhou, for the invaluable opportunity to do this research.
They gave me a great deal of academic support and taught me more than
this paper can encapsulate. I would also like to thank my family members
for their love and financial support. Finally, thanks to Misty Wu for being a





List of Figures iv
List of Tables vii
List of Symbols ix
List of Abbreviations ix
1 Introduction 2
1.1 Motivations and Objectives . . . . . . . . . . . . . . . . . . . 2
1.2 Thesis Overview . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2 Literature Review and Basic Concepts 5
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.2 Background of Power Amplifiers . . . . . . . . . . . . . . . . . 6
2.2.1 Current-mode Power Amplifiers . . . . . . . . . . . . . 7
2.2.2 Switch-mode Power Amplifiers . . . . . . . . . . . . . . 13
2.2.3 Other Topologies for Switch-mode Amplifiers . . . . . . 21
2.3 Ultrasound Transducer . . . . . . . . . . . . . . . . . . . . . . 25
2.3.1 Electrical Model of the Piezoelectric resonator . . . . . 26
ii
2.4 Review of Previous Works . . . . . . . . . . . . . . . . . . . . 27
2.4.1 Class B and Class AB Amplifiers . . . . . . . . . . . . 28
2.4.2 Class D Amplifiers . . . . . . . . . . . . . . . . . . . . 30
2.4.3 Class E Amplifiers . . . . . . . . . . . . . . . . . . . . 36
2.4.4 Class DE Amplifiers . . . . . . . . . . . . . . . . . . . 38
2.4.5 Summary of Amplifiers in the Literature . . . . . . . . 41
3 Proposed Power Amplifier 43
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
3.2 Amplifier Analysis . . . . . . . . . . . . . . . . . . . . . . . . 44
3.2.1 Waveform Equations . . . . . . . . . . . . . . . . . . . 46
3.3 L-C Filter Design . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.4 Output power and power loss . . . . . . . . . . . . . . . . . . 54
3.5 Design Example . . . . . . . . . . . . . . . . . . . . . . . . . . 58
3.5.1 Transducer Data and Design Steps . . . . . . . . . . . 58
3.5.2 Predicted Performance . . . . . . . . . . . . . . . . . . 62
3.6 Simulation results . . . . . . . . . . . . . . . . . . . . . . . . . 63
3.7 Exploration of Proposed Amplifier Limitations . . . . . . . . . 68
4 Conclusions 72
4.1 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
4.2 Future work . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Appendix A Calculation Results of Nine Capacitor Combina-
tions For Amplifiers 74
iii
List of Figures
2.1 A diagram of an RF power amplifier [7]. . . . . . . . . . . . . 6
2.2 A schematic of the Class A, Class B, and Class C amplifier [7]. 7
2.3 Waveforms of the drain current iD of different class operations:
(a) Class A, (b) Class B; (c) Class C. . . . . . . . . . . . . . . 8
2.4 The operating points of different classes of amplifiers. . . . . . 9
2.5 The waveform of the drain current iD is in the time domain. . 10
2.6 A schematic of the Class D amplifier [7]. . . . . . . . . . . . . 14
2.7 A schematic of the Class E amplifier [8]. . . . . . . . . . . . . 16
2.8 Waveforms of the gate singal, switch current and switch voltage
[7]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.9 A schematic of the Class DE amplifier [7]. . . . . . . . . . . . 18
2.10 Waveforms of gate signals, switch currents, parallel capacitor
currents and switch voltages [7]. . . . . . . . . . . . . . . . . . 19
2.11 A schematic of the step-up driving topology [9]. . . . . . . . . 22
2.12 A schematic of the flyback topology [9]. . . . . . . . . . . . . . 23
2.13 A schematic of the push-pull topology [9]. . . . . . . . . . . . 24
2.14 A exploded view of a transducer [6]. . . . . . . . . . . . . . . . 25
2.15 An equivalent circuit of the piezoelectric resonator [6]. . . . . . 26
iv
2.16 The schematic of the Class AB amplifier designed by Capineri
[10]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
2.17 A schematic of the Class B amplifier [12]. . . . . . . . . . . . . 29
2.18 A schematic of the Class D amplifier [13]. . . . . . . . . . . . . 30
2.19 A schematic of Class D amplifier proposed by Ang et al. [14]. . 31
2.20 A schematic of the Class D amplifier with a filter [15]. . . . . . 32
2.21 A schematic of the Class D amplifier without a matching net-
work [16]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
2.22 A diagram of the Class D amplifier designed by Agbossou et
al. [17]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2.23 A diagram of the Class D Amplifier [18]. . . . . . . . . . . . . 35
2.24 A schematic of the Class E amplifier [19]. . . . . . . . . . . . . 36
2.25 A diagram of the Class E amplifier [21]. . . . . . . . . . . . . . 37
2.26 A schematic of the half-bridge Class DE Amplifier [22]. . . . . 38
2.27 A schematic of the full-fridge Class DE amplifier [23]. . . . . . 39
2.28 A schematic of the Class DE amplifier designed by Kivinen [4]. 40
3.1 A block diagram of the design. . . . . . . . . . . . . . . . . . . 43
3.2 A simplified schematic of a Class D amplifier. . . . . . . . . . 44
3.3 Waveforms of the gate voltage Vgs, the drain voltage Vin, the
fundamental component V1 of Vin, and the inductor current iL. 46
3.4 Waveforms of voltages Vds and currents is of two switches. . . 47
3.5 An equivalent circuit of the transducer. . . . . . . . . . . . . . 49
3.6 A diagram of an L-C type filter and the transducer. . . . . . . 50
v
3.7 The input equivalent circuit for the load with the parallel ca-
pacitor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
3.8 A block diagram of the gate driver. . . . . . . . . . . . . . . . 56
3.9 The relation between the operating frequency and the input
impedance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
3.10 The schematic of the Class D amplifier for transducer A. . . . 63
3.11 Waveforms of Vgs1,Vds1 and iL. . . . . . . . . . . . . . . . . . 64
3.12 The schematic of the Class D amplifier at VDD=80V . . . . . . 69
3.13 Waveforms of Class D amplifier operation at VDD=80V . . . . 69
vi
List of Tables
2.1 A summary of the different classes of amplifier . . . . . . . . . 21
2.2 A summary of different classes of amplifiers for the literature
reviews . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3.1 Transducer parameters . . . . . . . . . . . . . . . . . . . . . . 59
3.2 Design parameters . . . . . . . . . . . . . . . . . . . . . . . . 59
3.3 The parallel capacitances Cp and C
′
p . . . . . . . . . . . . . . . 59
3.4 The nominal parameters results for six transducers . . . . . . 60
3.5 Exact calculation results for all transducers . . . . . . . . . . 62
3.6 Exact calculation results for all transducers . . . . . . . . . . . 62
3.7 The first set of simulation results for all transducers . . . . . . 65
3.8 Errors between the exact calculation and the first set simulation 66
3.9 The second set of simulation results for all transducers . . . . 66
3.10 The third set of simulation results for all transducers . . . . . 67
3.11 All Cf and Cp combinations . . . . . . . . . . . . . . . . . . . 68
3.12 Simulation results at VDD=80V . . . . . . . . . . . . . . . . . 70
A.1 Calculation results of nine capacitor combinations for amplifiers 74
A.1 Calculation results of nine capacitor combinations for amplifiers 75
vii
A.1 Calculation results of nine capacitor combinations for amplifiers 76
A.1 Calculation results of nine capacitor combinations for amplifiers 77
viii
List of Symbols
Bs – Susceptance of the series branch.
Cds – Drain-to-source capacitance.
Cf – Filter capacitor.
Co – Parallel capacitor in the transducer.
Cp – Parallel capacitance.
C ′p – Nominal parallel capacitor.
Cs – Series capacitance.
D – Duty cycle.
Dmin – Minimum duty cycle.
D1 – Parallel diode one.
D2 – Parallel diode two.
Epo – Output power error between simulation and calculation.
EPLoss – Total power loss error between simulation and calculation.
Eη – Overall efficiency error between simulation and calculation.
f – Frequency (Hz).
fo – Operating frequency (Hz).
fp – Parallel resonance frequency (Hz).
fs – Series resonance frequency (Hz).
fsw – Switching frequency (Hz).
Gs – Conductance of the series branch.
ICC – Quiescent current.
IDC – DC Drain current.
IHB – HB quiescent current.
IHBS – High-side to low-side leakage current.
Im(Zs) – The imaginary component of the series branch.
Im(Zt) – The imaginary component of the transducer.
ix
Ip – The peak current of the inductor.
I1 – The fundamental drain current.
iC1 – Parallel current of S1.
iD – Drain current.
iDP – Peak value of drain current.
iD1 – Current of diode is in parallel of S1.
iD2 – Current of diode is in parallel of S2.
iL – Inductor current.
io – The series branch current.
iQ – The biasing current.
is – Amplitude of the fundamental component of the drain current.
is1 – Instantaneous current of S1.
is2 – Instantaneous current of S1.
Lf – Filter inductor.
Ls – Series inductance.
PD – Power consumption of the transistor.
PD2 – Diode D2 power loss.
PDmax – Maximum power of the transistor.
PIHBS – Static level-shifter power.
Pin – Input power.
PG – Gate drive power.
PL – Average inductor power consumption.
PLS – Dynamic level-shifter level-shifter power.
PLoss – Total power loss.
PLossc – Total calculation power loss.
PLosss – Total simulation power loss.
Pm – Mosfet power consumption.
Po – Output power.
Poc – Calculation output power.
Pos – Simulation output power.
PQG – Dynamic gate power.
Psw – Switch condcution power.
x
Q – Quality factor.
Q′ – Actucal calculated quality factor.
qp – Parasitic level-shifter charge.
qg – Gate charge.
qd – Total drain charge.
R – Output resistance.
Re(Zs) – The real component of the transducer of series branch.
Re(Zt) – The real component of the transducer.
Req – The real component of the impedance of the transducer and filter capacitor.
RGATE – External gate drive resistance.
RGD – Average pull-up and pull down resistance.
RGFET – MOSFETs’ internal gate resistance.
Rin – The input impedance of the load.
rds – Transistor turn-ON resistance.
rL – Inductor resistance.
Rs – Series resistance.
Rt – Transducer equivalent resistance.
R′t – New transducer equivalent resistance.
RθJA – Junction-to-ambient thermal resistance.
S1 – Upper switch.
S2 – Bottom switch.
TJ – Recommended maximum operating junction temperature.
TA – Ambient temperature of the gate driver.
t – time.
tON – Turn-ON time.
VCC – Driver supplyy voltage.
VDD – Supply voltage.
VD2 – Diode D2 voltage.
Vdd – Supply voltage.
VDH – Booststrap diode forward voltage.
Vds – Drain-to-source voltage.
Vds1 – Drain-to-source voltage of S1.
xi
Vds2 – Drain-to-source voltage of S2.
Vgs – Gate-to-source voltage.
VHB – High-sdie bootstrap supply voltage.
Vin – Input voltage of the load.
VL – Inductor voltage.
Vo – Output voltage.
Vp – Peak-to-peak voltage of the input voltage of the load.
Vpp – Peak-to-peak voltage.
Vth – Thresehold voltage.
V1 – The fundamental component of the drain voltage.
Xeq – The imaginary part of impedance of the transducer and filter capacitor.
Xin – The imaginary part of input impedance of the load.
Xt – The imaginary part of impedance of the transducer.
X ′t – The new imaginary part of impedance of the transducer.
Ys – Adimittance of the series resonant branch.
Z – The equivalent impedance of the transducer.
|Z| – The magnitude impedance of the transducer.
Zeq – The equivalent impedance of the transducer and filter capacitor.
Zin – Input impedance of the load.
Z ′in – Nominal input impedance of the load.
|Zin| – The magnitude impedance of the load.
|Z ′in| – The nominal magnitude impedance of the load.
Zs – Impedance of the series branch.
|Zs| – The magnitude impedance of the series branch.
Zt – Equivalent impedance of the transducer.
Zt
′ – New equivalent impedance of the transducer.
α – Load factor.
θa – Conduction time in phase.
θc – Conduction angle.
θ1 – Diode conduction.
ω – angular frequency.
xii
φ – Current and voltage phase displacement.
η – Overall efficiency.
ηc – Calculated overall efficiency.
ηmax – Maximum efficiency.
ηs – Simulation overall efficiency.
xiii
List of Abbreviations
BVD – Butterworth Van Dyke.
CMOS – Complementary Metal-Oxide Semiconductor.
CMUT – Capacitive Micromachined Ultrasonic Transducer.
HIFU – High Intensity Focused Ultrasound.
LCR – Inductor-Capacitor-Resistor.
LIPUS – Low-Intensity Pulsed Ultrasound.
MOSFET– Metal-Oxide Semiconductor Field-Effect Transistor.
NMOS – N-channel MOSFET.
PMOS – P-channel MOSFET.
PWM – Pulse width modulation.
RC – Resitor-Capacitor.
RF – Radio Frequency.
TSLs – Thermosensitive liposomes.
TTL – Transistor-Transistor Logic.
ZDS – Zero Derivative Switching.
ZVS – Zero Voltage Switching.
Chapter 1
Introduction
1.1 Motivations and Objectives
Sound waves are generated by mechanical vibration. Ultrasound refers to
the vibration frequencies of sound waves that are greater than 20kHz; it is
above the upper limit of human hearing. At high intensities, the energy is eas-
ily concentrated and used for therapeutic applications. Ultrasound produces
biological effects that apply to low power and high power therapy ultrasound
applications. The low power applications include physiotherapy, fracture re-
pair, sonophoresis, sonoporation, and gene therapy. The most common high
power application is high intensity focused ultrasound. The absorption of
ultrasonic energy causes thermal effects and non-thermal effects [1]. Thermal
effects of ultrasound are enabled to increase the efficacy of drug therapies [2].
Drugs are encapsulated by thermosensitive liposomes (TSLs), which are re-
leased by thermal effects of ultrasound to the desired region [3]. Other body
parts avoid unwanted effects because drugs effectively deliver to the target
organ and less medication in the blood. Non-thermal effects of ultrasound
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can temporarily increase the permeability of biological barriers by acoustic
cavitation. For example, ultrasound is to increase the permeability of the
blood-brain barrier to treat the brain organ. The permeability of cell mem-
branes also can be increased by the same technique. Kivinen developed a
prototype device for a large molecule delivery in vitro using ultrasound, pro-
ducing cavitation at a high power level [4]. It is helpful to explore the potential
of this technology for targeted therapies in sonoporation.
An ultrasound transducer is a device that converts electrical energy into
ultrasound energy. Typical ultrasonic transducers are piezoelectric transduc-
ers, capacitive transducers, and magnetostrictive transducers. Piezoelectric
transducers comprise piezoelectric crystals, oscillating at a specific frequency
to produce ultrasound [5, 6]. The conductive diaphragm of capacitive trans-
ducers vibrates in the electrical fields at high frequencies. Magnetostrictive
transducers use iron-rich metals that expand and contract in a variable mag-
netic field. Radio-frequency (RF) power amplifiers drive ultrasound trans-
ducers and amplifiers to cooperate with a given transducer. For example, the
electrical model of the sonoporation device consists of a set of piezoelectric
transducers and specific driving circuits [4]. Kivinen designed a Class DE
amplifier. However, this amplifier is sensitive to impedance variations, which
will affect design flexibility. Hence, a Class D amplifier is used in this thesis.
The advantages of the Class D amplifier are ideal 100% efficiency, simple
topology, and variations in impedance to the load. Class D amplifiers are
commonly used to drive ultrasound transducers in [9–19, 21–24, 26, 27]. In
these applications, there is no explicit design methodology for Class D am-
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plifiers. This thesis presents a design methodology for Class D amplifiers
driving piezoelectric transducers. The methodology can be applied in the
sonoporation system [4], which comprises a set of six ultrasound transducers
operated at frequencies close to 1MHz. Simulation results for all six trans-
ducers verify design performance and the circuit analysis, including analysis
for components parameter variations. This proposed amplifier can provide
approximately up to 50W at 1034kHz with a power efficiency of 97%. This
design is low-cost, power-efficient, and tolerant to variations in component
values and transducer impedance.
1.2 Thesis Overview
Chapter 2 illustrates the basic information about power amplifiers and re-
views the literature on power amplifiers for piezoelectric transducers loads.
Chapter 3 analyzes the proposed Class D ultrasound driver and presents the
design methodology demonstrated in the sonoporation system to the trans-
ducers. Chapter 4 summarizes the conclusions of this thesis and suggests
future work.
Chapter 2
Literature Review and Basic Concepts
2.1 Introduction
Power amplifiers, such as Class A, Class D, and Class DE amplifiers, com-
monly drive ultrasound transducers. However, Class A amplifiers are less
efficient. Other published works that provide high efficiencies, such as Class
D amplifiers or other types of amplifiers, for driving piezoelectric transducer
loads, will be reviewed. This chapter is organized as follows: Section 2.2
illustrates the basic concepts of different power amplifiers, and Section 2.3
covers the electrical model of the ultrasound transducer. Section 2.4 reviews
previously published works.
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2.2 Background of Power Amplifiers
Figure 2.1: A diagram of an RF power amplifier [7].
The diagram of the RF power amplifier is shown in Figure 2.1. Radio-
frequency (RF) power amplifiers consist of an RF choke, a MOS transistor,
an input network, and an output network. In the circuit, the transistor can
work as a dependent current source or a switch. If the transistor operates as a
dependent current source, this amplifier is called a current-mode amplifier; if
the transistor operates as a switch, the amplifier is called a switch-mode am-
plifier [7] [8]. The basic concepts of different mode amplifiers will be explained
as follows.
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2.2.1 Current-mode Power Amplifiers
Figure 2.2: A schematic of the Class A, Class B, and Class C amplifier [7].
The general schematic of the current-mode amplifier is shown in Figure 2.2,
which is connected to the capacitor, the impedance tuning network, and the
load. The classification of current-mode amplifiers is based on the conduction
angle of the drain current and biasing conditions. The transistor operates as
a dependent current source, which is controlled by the gate-to-source voltage
Vgs. Conduction angles vary between different classes of amplifiers as follows:
the transistor of Class A conducts the whole cycle (θc = 360
◦), the transistor
of the Class B amplifier conducts half a cycle (θc = 180
◦), and that of Class C
conducts less than a half cycle (θc < 180
◦). Figure 2.3 illustrates the relation-
ship between the drain current iD of current-mode amplifiers and conduction
angles [7].
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Figure 2.3: Waveforms of the drain current iD of different class operations: (a) Class A, (b)
Class B; (c) Class C.
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Figure 2.4: The operating points of different classes of amplifiers.
Figure 2.4 shows the operating points of the current-mode amplifiers [7].
The gate-to-source voltage Vgs of the transistor in the Class A amplifier is
greater than the threshold voltage Vth, and the drain-to-source voltage Vds is
higher than Vgs−Vth. Therefore, the transistor is in the saturation region. The
transistor in the Class B amplifier is between the cut-off and the saturation
region because of Vgs = Vth and Vds > Vgs − Vth. Due to Vgs < Vth, the
transistor of the Class C amplifier is in the cut-off region.
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Figure 2.5: The waveform of the drain current iD is in the time domain.
The drain current at the biasing point can be presented by a function of
the conduction angle θc, as the following:
iD(θc) = iQ + is cos (θc), (−θa < θc < θa) . (2.1)
As shown in Figure 2.5, iDP is zero when θc = θa; thus,





is = iDP − iQ , (2.3)
where iDP is the maximum drain current and iQ is biasing DC current. There-
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[cos (θc)− cos (θa)] . (2.4)











· 2 sin (θa)− 2θa · cos (θa)
1− cos (θa)
. (2.6)






iD(θc) · cos (θc)d(θ) =
iDP
2π
· 2θa − sin(2θa)
1− cos (θa)
. (2.7)
The input power is





· 2 sin (θa)− 2θa · cos (θa)
1− cos (θa)
. (2.8)
The output power is
Po = Vdd · I1 = Vdd ·
iDP
2π
· 2θa − sin (2θa)
1− cos (θa)
. (2.9)





2θa − sin 2θa
2 · [2 sin (θa)− 2θa · cos (θa)]
. (2.10)
Class A amplifier
The schematic of the Class A amplifier is shown in Figure 2.2. The oper-
ating point of a transistor for a Class A amplifier is not in the cut-off region
because of Vgs > Vth and Vds > Vgs−Vth. Thence, the transistor M1 conducts
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the whole duty cycle so that the conduction angle is θc = 2π. From Eq.(2.10),
the maximum efficiency is
ηmax =
2π − sin 2π





Class A amplifiers have high linearity and low distortion but offer poor effi-
ciency. As a result, high power losses are large, and heat problems are gener-
ated, which raises the temperature and damages the circuitry. Therefore, it
is not the preferred choice.
Class B amplifier
Figure 2.3 demonstrates the operation diagram for Class B power ampli-
fiers. As shown in Figure 2.4, Vgs = Vth, the operating point of the transistor
is at the boundary between the cut-off region and saturation region. The
transistor M1 will conduct when Vgs > Vth, and it will be in the saturation
region for Vds > Vgs − Vth. Therefore, the transistor conducts half a cycle
for the Class B amplifier [7]. The drain current iD is a half-wave, and the
conduction angle of the Class B amplifier is π. Using θc = π, the maximum
efficiency of the Class B amplifier becomes
ηmax =
π − sinπ







Hence, the maximum efficiency of the Class B amplifier is higher than Class
A.
Class C amplifier
The operating point of the transistor for the Class C amplifier is in the
cut-off region because of Vgs < Vth. The Class C amplifier has a conduction
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angle range from 0 to π so that the drain efficiency can increase from 50%
to 100%. Since the reduction conduction angle, the Class C amplifier has a
higher efficiency than Class B and Class A amplifiers. However, the transistor
conducts less than half a cycle, and the conduction angle is small, which
means the most input signals are missing in output signals. This case causes
distortions between input signals and output signals, so the Class C amplifier
is non-linear.
2.2.2 Switch-mode Power Amplifiers
Switch-mode amplifiers are classified by operating principle. They are com-
monly used in many applications because of their high-efficiency and simple
circuitry. The efficiency of switch-mode amplifiers is high since the transis-
tor nonzero voltage and current do not overlap. If the voltage is high, the
current is zero and vice versa. Therefore, the maximum efficiency is 100% in
theory [7]. In practice, the high efficiency of a switch-mode amplifier is above
90%, and the efficiency reduces by the conduction and switching loss of the
transistor.
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Class D amplifier
Figure 2.6: A schematic of the Class D amplifier [7].
The schematic of the Class D half-bridge amplifier is shown in Figure 2.6.
Two transistors act as two switches, and the series resonant circuit is con-
nected to the output of two switches. The series resonant circuit charges
and discharges are based on turning the two switches ON and OFF. The L-
C matching network eliminates harmonics caused by the square waveforms
from the output of the two switches. Furthermore, the matching network is
used to match impedance and reduce noise. If the loaded quality factor Q
of the series resonant circuit is high enough, the current is sinusoidal. Pulse
width modulation (PWM) is a typical method to drive the Class D amplifier.
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The input signals are converted to continuous square pulses by this modula-
tion technique. The carrier frequency should be at least ten times the input
modulating frequency for correct amplification [17].
Generally, the operating frequency of the Class D amplifier should be above
the resonant frequency of the matching network. If the operating frequency
is less than the resonant frequency, the resonant circuit represents a capaci-
tive load. The high current spike caused by the capacitive load current can
damage the MOSFET device during the on-off transition. Several methods
avoid capacitive behaviours, such as snubber circuits, an inductor, or high
on-resistance transistors [7].
The Class D amplifier is commonly used to drive an ultrasound transducer
because of low voltage stress, high efficiency, and simple topology character-
istics. More details of the Class D amplifier analysis are presented in Chapter
3.
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Class E amplifier
Figure 2.7: A schematic of the Class E amplifier [8].
The circuit configuration of the Class E amplifier is shown in Figure 2.7.
The Class E amplifier consists of a choke inductor Lf , one transistor M1,
a shunt capacitor C1, and an L-C-R series resonant circuit. The transistor
turns on at zero voltage and zero derivative voltage, so the turn-on switching
loss is zero [8].
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Figure 2.8: Waveforms of the gate singal, switch current and switch voltage [7].
Figure 2.8 demonstrates the waveforms of switch operations. The top
figure shows the gate signal of the transistor, the medium figure illustrates
the transistor current, and the bottom figure plots the voltage through the
switch. As Figure 2.8 shows, the voltage and the current of the transistor are
not overlapped, yielding the switching loss as low. The transistor turns ON
at zero voltage and zero derivative voltage, so the Class E amplifier satisfies
zero-voltage switching (ZVS) and zero-derivative switching (ZDS) operations.
Combining waveform equations with ZVS and ZDS operations, find the re-
lationship between the conduction angle and switch voltage and current, re-
sulting in the amplitude of switch voltage Vdsmax is 3.562 times the supply
CHAPTER 2. LITERATURE REVIEW AND BASIC CONCEPTS 18
voltage, and the peak value of the switch current ISM is 2.862 times of the
input current [7].
Class DE amplifier
Figure 2.9: A schematic of the Class DE amplifier [7].
The circuit of the Class DE amplifier consists of two transistors, a series
resonant circuit, and shunt capacitors. Its schematic is shown in Figure 2.8.
The Class DE amplifier combines the properties of Class D with Class E
operations to reach high efficiency. The M1 and M2 are alternatively ON and
OFF, and the typical duty cycle D of the Class DE amplifier is 0.25.
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Figure 2.10: Waveforms of gate signals, switch currents, parallel capacitor currents and switch
voltages [7].
Figure 2.10 illustrates the operations of the Class DE amplifier. From 0
to π2 , M1 is ON, and M2 is OFF. The drain-to-source voltage Vds1 of the
transistor M1 is 0 V in this interval, and the voltage Vds2 of the transistor M2
is equal to the supply voltage VDD. During this time interval, the current of
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the series branch io is rising, and the current of parallel capacitors ic1 is zero
since Vds = 0.
From π2 to π, both M1 and M2 are OFF. Two currents of two transistors
is1 and is2 are 0 during this interval. The parallel capacitor C1 will provide
the current for the series resonant circuit, and iC1 reduces from the peak value
to zero. The output voltage decreases to the minimum (Vds2 = 0V ), and the
derivative of the output voltage is zero at t=π. As a result, ZVS and ZDS
conditions are met.
From π to 3π2 , M1 is still OFF, and M2 turns ON. The current is2 flows
to the switch M2 in the opposite direction of is1 (is2 = −is1). The voltage of
the two switches at the output is 0V, with no voltage across M2. No current
in the parallel capacitor Cp and the series resonance branch will discharge to
M2.
From 3π2 to 2π, M1 and M2 are OFF. The operations will be the same as
the last deadtime.
The disadvantage of the Class DE amplifier is that it is less flexible and
that it is required to work at a fixed duty cycle and satisfy both ZVS and
ZDS operations. Otherwise, the efficiency will decrease.
A summary of the different classes of amplifiers is shown in the following.
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Table 2.1: A summary of the different classes of amplifier












D Switch-mode 100% Low voltage stress
E Switch-mode 100%
High voltage stress
ZVS and ZDS conditions
DE Switch-mode 100%
Low voltage stress
ZVS and ZDS conditions
2.2.3 Other Topologies for Switch-mode Amplifiers
In this section, some variations of switch-mode amplifiers are described.
CHAPTER 2. LITERATURE REVIEW AND BASIC CONCEPTS 22
Step-up topology
Figure 2.11: A schematic of the step-up driving topology [9].
The schematic of the step-up driving topology is shown in Figure 2.11.
Firstly, switches S1 and S2 are ON, and the inductor L1 is charging. After
this period, S2 is OFF, and the inductor charges the transducer. Lastly, S1
turns OFF, and S3 turns ON, and the transducer is discharged [9].
This topology has three switches, and the circuit that controls these switches
gets complex. Additionally, the diode in this circuit will increase power con-
sumption.
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Flyback topology
Figure 2.12: A schematic of the flyback topology [9].
Figure 2.12 illustrates the flyback topology that uses a transformer with
a switch. The primary winding is connected to the supply voltage, and the
secondary winding is connected to the transducer. This topology is simple,
but the transducer and the secondary winding can create an oscillation loop
[9].
CHAPTER 2. LITERATURE REVIEW AND BASIC CONCEPTS 24
Push-pull topology
Figure 2.13: A schematic of the push-pull topology [9].
Figure 2.13 demonstrates a push-pull topology. Switches S1 and S2 are
alternatively ON and OFF with a duty cycle of 0.5. The secondary winding
is connected to the transducer directly. This transformer matches the power
supply and transducer to enhance efficiency [9]. The major drawback is that
the operating frequency is limited.
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2.3 Ultrasound Transducer
Figure 2.14: A exploded view of a transducer [6].
The ultrasonic transducer structure is composed of three parts: the hous-
ing, the backing layer, and the piezoelectric crystal called a piezoelectric res-
onator, as shown in Figure 2.14 [6]. The rightmost component produces ultra-
sound. Electrodes are connected to both sides of the resonator by coax cable
in order to transmit signals. The housing is the outer case, protecting the
piezoelectric resonator and providing air backing for the internal connection.
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2.3.1 Electrical Model of the Piezoelectric resonator
Figure 2.15: An equivalent circuit of the piezoelectric resonator [6].
The electric model of the piezoelectric resonator is represented by a Butter-
worth Van Dyke circuit, and the equivalent circuit is depicted in Figure 2.15.
It consists of a capacitor Co and a series branch. The impedance of the BVD




( 1jωCs +Rs + jωLs)
1
jωCo
+ 1jωCs +Rs + jωLs
, (2.13)
where ω is the angular frequency, and j is
√
−1. The parallel capacitor Co
illustrates the static capacitor of the resonator, which is determined by the
physical characteristics. The series branch comprises Ls, Cs, and Rs com-
ponents, which determined the mechanical oscillating characteristics of the
resonator, such as the mechanical losses, and the mechanical power trans-
ferred to the acoustic field.
The components values of the equivalent circuit can be calculated using
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where fs is the series frequency in which the real part of the admittance is
minimum and fp is the parallel frequency when the real part of the impedance
is the maximum. The series branch components of the equivalent circuit can














2.4 Review of Previous Works
The section reviews typical published applications of different amplifiers,
such as Class AB, Class B and Class D amplifiers, which are reviewed orderly,
starting from current-mode to switch-mode amplifiers.
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2.4.1 Class B and Class AB Amplifiers
Figure 2.16: The schematic of the Class AB amplifier designed by Capineri [10].
Capineri proposed a linear Class AB amplifier used to drive low impedance
ultrasonic transducers with low distortion [10]. Figure 2.16 illustrates the
schematic of the amplifier module. The amplifier can provide a ± 60V output
swing with a bandwidth up to 15MHz and an output current of 5A. It also
offers around 60W of output power with less than 8% of the total harmonic
distortion. However, it suffers from low efficiency(56%) at 1MHz. Therefore,
the Class AB amplifier is not suitable for this thesis.
Ghisu et al. developed an integrated high voltage linear Class AB amplifier
with the current feedback to generate wide closed-loop bandwidth output
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signals. This Class AB amplifier can drive a load of 50 pF in parallel with
100 Ω with an output voltage of 180 Vpp at a frequency of up to 20MHz [11].
However, efficiency is not mentioned. In theory, the maximum efficiency of
the Class AB amplifier is 78.5%.
Figure 2.17: A schematic of the Class B amplifier [12].
Bianchi et al. designed a Class B amplifier for ultrasound transducers,
which could operate at 6.5MHz bandwidth at the output swing of 90 Vpp, the
output power of 20W and the efficiency above 60% [12]. Figure 2.17 shows
the simplified circuit of the Class B module. The efficiency of this design is
higher than the previous Class AB amplifier application [10]; however, the
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efficiency decreases as the frequency increases. Thus, the Class B amplifier
does not meet the objectives of this thesis.
2.4.2 Class D Amplifiers
Figure 2.18: A schematic of the Class D amplifier [13].
Farhanieh et al. proposed a portable HIFU driving system for a Capacitive
Micromachined Ultrasonic Transducers (CMUT). The amplifier provides 20
Vpp pulses and delivers an output power of 130mW to the transducer with a
130V DC bias, and the overall efficiency of this system is 23% [13]. Figure 2.18
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shows the schematic of the designed high-voltage driver. The design uses
a Class D amplifier to drive a high voltage ultrasound transducer without
the filter. Since the CMUTs in the design are not connected to a matching
network, the load keeps harmonics affecting the output power. Furthermore,
the load impedance is capacitive. As previously discussed, the capacitive load
can increase the switching losses to decrease efficiency.
Figure 2.19: A schematic of Class D amplifier proposed by Ang et al. [14].
Ang et al. fabricated an integrated amplifier to produce the output power
up to 800mW at 1.5MHz with an efficiency of 70% for low-intensity pulsed
ultrasound (LIPUS) [14]. The schematic of this driving circuit is shown in
Figure 2.19. The LIPUS driving system is comprised of a power supply, a
pulse-modulated gate signal, PMOSs and NMOSs, an L-type tuning network
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and a piezoelectric transducer. The author illustrated the overall efficiency
is 14% for the average power consumption is approximated as 800mW. At
1.5MHz, the transducer efficiency is estimated at 20%. Therefore, the effi-
ciency of this system is deduced to 70% (η = 14%20% = 70%).
Figure 2.20: A schematic of the Class D amplifier with a filter [15].
Hall et al. designed a Class D amplifier to drive an ultrasound system, gen-
erating 20W output power per channel with 90% efficiency [15]. Figure 2.20
shows the schematic diagram of this design for one channel. TTL gate signals
control a PMOS and an NMOS. The PMOS is connected to the high-side that
needs a level shifter, consisting of capacitors C1 and C2 and resistors R1 and
R2. The filter for each channel consists of an inductor and a shunt capacitor.
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The filter is to eliminate harmonics at the output of the two transistors and
reduce the variation between the component impedances. This article has not
mentioned the details of the design method.
Figure 2.21: A schematic of the Class D amplifier without a matching network [16].
Lewis and Olbricht proposed a Class D amplifier providing 48W output
power at 1.5MHz for a high-intensity ultrasound system [16], as shown in
Figure 2.21. The authors said that the driver provides a switching voltage
up to 100Vpp to the impedance that is less than 0.05Ω without an impedance
tuning network. There is no matching network, and the output impedance is
low, so the output power is increased. However, the output of the Class D
amplifier is a square waveform. If the square wave from the output of the two
switches is delivered to the ultrasound transducer, it will remain harmonics
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reduced the output power. Therefore, the power efficiency decreases.
Figure 2.22: A diagram of the Class D amplifier designed by Agbossou et al. [17].
Agbossou et al. developed a full-bridge Class D amplifier to drive an acous-
tic cavitation reactor with an output power of 2kW, a high efficiency (>90%)
in the operating in a range of 10kHz to 100kHz [17]. Figure 2.22 illustrates the
diagram of the design. An RC snubber circuit and parallel diodes are used to
protect the MOSFETs, and the pulses generated by the PWM technique are
used to protect the MOSFETs. A low pass filter is used to avoid the capaci-
tive load caused by temperature variations in the transducers. Moreover, the
current spikes and overvoltage caused by the capacitive load can damage the
circuit. The operating frequency of the capacitive load is at a frequency that
is less than the resonant frequency. Therefore, the piezoelectric load should
be resistive or inductive to operate well, and the operating frequency should
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be near the series resonant frequency. The authors do not detail the low-pass
filter design method, but he points out that the L-C filter is the second-order
low-pass Butterworth filter for any frequency within its inductive frequency
range.
Figure 2.23: A diagram of the Class D Amplifier [18].
Yang and Xu designed a Class D amplifier for an Audio Beam system,
operated between 20kHz and 60kHz [18]. Figure 2.23 shows the schematic of
this design. The amplifier is composed of four transistors, two inductors, and
two resistors. The two resistors, R1 and R2, are monitored by the overcurrent
protection section to monitor the output. The feedback signal will be sent to
the gate driving circuit to control the MOSFET. The pair of inductors L1 and
L2 solves the problem caused by a capacitive load. This topology is suitable
for audio frequency, but this low frequency is unsuitable for this thesis.
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2.4.3 Class E Amplifiers
Figure 2.24: A schematic of the Class E amplifier [19].
Yuan et al. proposed a Class E amplifier to drive an inductive Langevin
transducer at optimum frequencies [19]. Langevin transducers comprised of
piezoelectric rings, front mass, back mass, acoustic horn and central bolt
[20], are commonly used in ultrasonic machining and cleaning, underwater
acoustics, ultrasonic motor and sonochemistry. Figure 2.24 illustrates the
schematic of the Class E amplifier. The experimental results indicated that
the driver had a good performance between the resonance and anti-resonance
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frequency. Therefore, the proposed amplifier should operate in its inductive
frequency range to get the maximum efficiency.
Figure 2.25: A diagram of the Class E amplifier [21].
Cheng et al. designed a Class E amplifier for driving a piezoelectric ceramic
transducer that delivered the output power of 42W at 41kHz with an efficiency
of 90% [21]. The circuit is composed of a flyback converter and a Class E
resonant inverter, shown in Figure 2.25. The efficiency of the amplifier is
high due to low switching loss. The Class E amplifier must operate in the
suboptimum mode to achieve low-switching. The capacitor should be fully
discharged before the switch is turned ON. Therefore, the power efficiency is
high.
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2.4.4 Class DE Amplifiers
Figure 2.26: A schematic of the half-bridge Class DE Amplifier [22].
Wong proposed a Class DE amplifier without a matching network to drive
ultrasonic transducers for HIFU therapy. The schematic of the class DE am-
plifier is illustrated in Figure 2.26. The Class DE amplifier achieved 830mW
output power at 1010kHz with 90% efficiency [22]. The amplifier has to be in
optimum conditions to perform an efficient operation. Compared to the Class
D amplifier, the Class DE amplifier is less flexible. The Class DE amplifier
has to operate for ZVS and ZDS operations that boost power efficiency.
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Figure 2.27: A schematic of the full-fridge Class DE amplifier [23].
Song used the same topology that Wong has used to improve a full-bridge
Class DE to boost output power; the schematic is shown in Figure 2.27. This
full-bridge amplifier employs four transistors fabricated in a 35µm CMOS
process. This allows the power of the full-bridge amplifier to be four times
greater than the half-bridge amplifier using the same supply voltage and to
reach 3.6W of output power with 89.4% efficiency [23]. The Class DE amplifier
is efficient to drive different transducers by adjusting the operating frequency
and reprogramming the duty cycle without matching networks. However,
if the Class DE amplifier is not optimum, high current spikes affect power
efficiency.
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Figure 2.28: A schematic of the Class DE amplifier designed by Kivinen [4].
Kivinen designed a Class DE amplifier to drive the sonoporation device so
that the amplifier can deliver 134W of output power with 90% of the overall
efficiency at 1MHz [4]. Figure 2.28 shows the schematic of the Class DE
amplifier. The circuit consists of two transistors, the parallel drain capacitors
and the RLC circuit. The simulation shows that the voltage through the
transistor is not zero in the beginning, causing a large spike in the drain
current, which increases the switching losses. Moreover, the gate driver is not
included in the design, and it should be implemented.
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2.4.5 Summary of Amplifiers in the Literature
Table 2.2 summarizes all previous works in this chapter. The Class D
amplifier will be used in this thesis because of its high operating frequency
and high efficiency. The Class D amplifier is more flexible than the Class DE
amplifier and the Class E amplifier.
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Table 2.2: A summary of different classes of amplifiers for the literature reviews
Reference Topology Operating Frequency Output Voltage Output power Efficiency Comments




[10] Class AB 10MHz 60Vpp 59.89W 56% Low efficiency
[11] Class AB 20MHz 180Vpp 266W - Low efficiency












[15] Class D 1MHz - 20W 90%
High efficiency
Needs matching network




[17] Class D 10kHz-100kHz 200Vpp 2000W 95%
High efficiency
Needs matching network
[18] Class D 20-60kHz 120Vpp 44W 91%
High efficiency
Needs matching network
[21] Class E 41kHz 100Vpp 42W 93%
High efficiency
Needs high choke inductor
[22] Class DE 1MHz 20Vpp 0.83W 90%
High efficiency
No matching network







Figure 3.1: A block diagram of the design.
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This chapter illustrates details of a new design methodology of a half-
bridge ZVS Class D amplifier, including the L-C filter design method, and
the corner analysis of matching network component variations. The block
diagram of the design is depicted in Figure 3.1. This proposed amplifier is
shown in Figure 3.2, which consists of a half-bridge gate driver, two NMOSs
and an L-C filter.
3.2 Amplifier Analysis
Figure 3.2: A simplified schematic of a Class D amplifier.
Figure 3.2 illustrates two NMOSs composed of two switches S1 and S2, with
anti-parallel diodes D1 and D2. The filter is comprised of an inductor and a
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capacitor connected in series. The analysis of this Class D power amplifier is
based on the following assumptions:
1. Switches and parallel diodes are ideal, and the switches are assumed to
be NMOS transistors. Initially, the drain capacitances of these switches
are neglected.
2. The loaded quality factor (Q) is high enough to make the inductor current
to be approximately sinusoidal.
3. The amplifier is designed and operated to produce the ideal waveforms
shown in Figures 3.3 and 3.4.
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3.2.1 Waveform Equations
Figure 3.3: Waveforms of the gate voltage Vgs, the drain voltage Vin, the fundamental com-
ponent V1 of Vin, and the inductor current iL.
Figure 3.3 shows the gate signals Vgs, the drain voltage Vin, the fundamen-
tal component of the drain voltage V1, and the inductor current iL waveforms.
The current iL lags behind the voltage V1, resulting in the inductive load. The
operation of the amplifier is described next.
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Figure 3.4: Waveforms of voltages Vds and currents is of two switches.
The operation waveforms are shown in Figure 3.4. S1 and S2 turn ON
alternatively and satisfy the ZVS condition. During the time interval [0,
θc], switch S1 is ON, and switch S2 is OFF. The drain voltage Vds1 is zero.
Current is1 flows to S1, and no current through the drain capacitor. The series
resonant circuit is charging. For [θc, π], both S1 and S2 are OFF, called dead
time. During [θc, θ1], there is no current through any switches. The inductor
discharges the drain capacitor. Voltage Vds2 across switch S2 reaches zero.
During [θ1, π], the diode D2 in parallel with S2 is ON. At [π, π+θc], the switch
S2 turns ON, and S1 turns OFF. Voltage Vds1 remains VDD, and S2 conducts
at π. For [π + θc, π + θ1], this operation is identical to the first operation as
the deadtime. Lastly, the anti-parallel diode D1 is ON at [π + θ1, 2π].
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Based on the above assumptions, the input voltage and current of the load
and related components are written as the following equations. Note that all
equations are derived according to the ideal waveforms and conditions.





where D is related to the conduction angle, as shown below:
θc = π(1− 2D) . (3.2)
The drain voltage is a square wave, as expressed by
Vin =

VDD for − π + θc<θ ≤ θc
0 for θc<θ ≤ π + θc
. (3.3)
The phasors corresponding to the fundamental component of the drain








IL = Ip exp j(−
π
2
− φ) , (3.5)
where Ip is the peak value of the inductor current and j is the imaginary
unit. φ is the displacement angle between the drain voltage and the inductor
current, and φ must be positive for the ZVS operation. The drain voltage and







exp j(φ+ θ) ; (3.6)








sin (φ+ θ) . (3.8)
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As discussed, to maintain the ZVS operation, φ must be positive; thus, the
duty cycle limit condition for a given load impedance is obtained by making










The load factor α is defined as α = XinRin , so α is a factor in determining the
duty cycle.
3.3 L-C Filter Design
Class D amplifiers need matching networks to achieve good performance.
In this thesis, the L-C filter is designed based on the known transducers
in [4]. The equivalent model of the transducer consists of a parallel capacitor
Co in parallel with a series inductor Ls, capacitor Cs, and resistor Rs. The
transducer equivalent circuit is shown in Figure 3.5.
Figure 3.5: An equivalent circuit of the transducer.
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The transducer equivalent impedance (Zt) can be expressed as





G2s + (Bs + ωCo)
2
− j(Bs + ωCo)








Gs + jBs. Gs and Bs are conductance and susceptance of the series branch.
Figure 3.6: A diagram of an L-C type filter and the transducer.
The input impedance of the load is shown in Figure 3.6 and presented as
Zin = Rin + jXin = jωLf + Zeq = jωLf + j(−
1
ωCf
+Xt) +Rt . (3.11)
Zeq is the impedance that consists of the filter capacitor Cf and transducer
Zt.
The design strategy is to make Zin inductive and Zeq = Req + jXeq capac-
itive with a quality factor that is high enough to ensure a sinusoidal current.
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| − 1ωCf +Xt|
Rt
. (3.12)






Once the filter capacitor Cf is obtained, the filter inductor Lf can be found
from the ratio of the imaginary and real parts of the input impedance of the





ωLf − 1ωCf +Xt
Rt
. (3.14)











For this design methodology, we propose to use Q=3; the low Q is used to
both tolerate the parameter variation and ensure that the inductor current is
sinusoidal. If Q is greater than 2.5, the current across the resonant circuit is
a sine wave [7]. Therefore, when Q=3, the inductor is approximately a sine
wave, satisfying the previous assumption.
Rearranging equation (3.11),
Zin = Rin + jXin = Rin + jαRin , (3.16)
so the magnitude impedance |Zin| = Rt
√
(1 + α2). Zin influences the peak
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As shown in Eq(3.17), the peak value of the inductor current Ip may be low
when Rt is large. If the inductor current is not large enough, the drain capac-
itor will not be entirely discharged during [θc, θ1]. The inductor discharged





where qd is the total drain charge.











[− cos(π − φ) + cos(θc − φ)] ;
(3.19)
qd can be expressed as a function of the drain capacitance Cds using the
following relation:
qd = 2Cds · VDD (3.20)
Thus, the minimum Ip to discharge the drain capacitance fully is given by
Ip =
4Cds · VDD · π
T · [− cos(π − φ) + cos(θc − φ)]
. (3.21)
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Figure 3.7: The input equivalent circuit for the load with the parallel capacitor.
If Ip is not high enough to fully discharge the drain capacitance, a capacitor
Cp should be added in parallel with the transducer to increase Ip. The new
equivalent circuit is shown in Figure 3.7, and the new impedance Z ′t is
Z ′t =
1
jω(Cp + Co) + Ys





G2s + (Bs + ω(Cp + Co))
2
− j(Bs + ω(Cp + Co))




The maximum acceptable R′t is found by combining equation (3.21) with
(3.17).
R′t =





Compare Rt to R
′
t can verify whether the inductor completely discharges the
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drain capacitor or not. If Rt > R
′
t, the drain capacitor will not be fully
charged; else, the drain capacitor would be charged completely.







− Co . (3.24)
As previously discussed in the L-C calculation, we can use the same method
to calculate the L-C filter.
3.4 Output power and power loss
The transducer impedance Rt is related to power when it is delivered to








There are a few losses when power is transferred to the load transducer,
including the MOSFET loss Pm, the gate driver loss PG, and the inductor
loss PL. All powers are average. The sum of these losses is the total power
loss noted as PLoss.
PLoss = 2× (Psw + PD) + PL + PG = Pm + PL + PG . (3.26)
When the transistor conducts, power consumption occurs. The power loss of
the MOSFET (Pm) consists of the diode conduction loss (PD) and the switch
conduction loss (Psw),
Pm = 2(Psw + PD) . (3.27)
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Since the two transistors operate symmetrically, both switches and both
diodes have the same conduction loss. The switch average conduction loss






















where rds is the transistor turn-on resistance.






Ip sin (θ − φ)dθ
=
VD2 · T · Ip
2π
[− cos (π − φ) + cos (θ1 − φ)] ,
(3.29)
where VD2 is the voltage across the diode D2, and θ1 is the start time of the
diode conduction. If θ1 = π, there is no diode loss.





where rL is the inductor resistance.
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Figure 3.8: A block diagram of the gate driver.
Figure 3.8 illustrates a block diagram of the gate driver. The gate driver
loss formulas and related parameters can be found from the UCC27282 datasheet;
PG consists of the static power loss (PQC), the level-shifter loss (PIHBS), the
dynamic loss (PQG), and the dynamic level-shifter loss PLS.
PG = PQC + PIHBS + PQG + PLS . (3.31)
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The static power loss (PQC) is caused by the quiescent currents (ICC and
IHB) and is described as
PQC = (VCC × ICC) + (VCC − VDH)× IHB , (3.32)
where VCC is the driver supply voltage, ICC is the VCC quiescent current, and
the maximum value is 0.4mA. VDH is the bootstrap diode forward voltage
drop, IHB is the HB quiescent current, and the maximum value is 0.4mA.
The high-side to low-side leakage current (IHBS) generates the level-shifter
loss (PIHBS):
PIHBS = (VCC × IHBS)×D , (3.33)
where D is the high-side MOSFET duty cycle, and IHBS is HB to VSS qui-
escent current. The maximum IHBS is 50 µA.
The dynamic gate loss (PQG) is due to the MOSFET gate charge (qg) shown
as




where qg is the total MOSFET gate charge, and fsw is the switching frequency.
RGD is the average value of pull-up and pull-down resistors, which is estimated
as 4 Ω. RGATE is the external gate drive resistor, and we assume no external
gate driver resistors.
The parasitic level-shifter charge (qp) on each switching cycle influences
dynamic loss (PLS) during high-side switching
PLS = VHB × qp × fsw , (3.35)
where qp is the parasitic charge.
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As discussed before, the load factor (α) is related to the duty cycle. α is
proposed to be 0.3, so the output power will not be controlled by the load









) = 0.45 , (3.36)
where φ is assumed to be zero.
3.5 Design Example
3.5.1 Transducer Data and Design Steps
The proposed design methodology of the Class D amplifier is
1. Determine the optimum operating frequency of transducers based on the
acoustic conversion efficiency, and obtain the equivalent circuit compo-
nent values.
2. Determine either the supply voltage or the desired load power of the
amplifier.
3. Calculate the filter component values and select the gate drivers based
on the equations presented in the previous section.
All six transducers parameters are shown in Table 3.1, and the design condi-
tions are shown in Table 3.2.
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Table 3.1: Transducer parameters
Transducer A B C D E F
Ls (µH) 195 203 162 175 170 208
Cs (pF) 130 125 156 145 148 121
Rs (Ω) 40 41 43 47 41 39
Co (pF) 557 545 665 619 622 521
fs (kHz) 998 1000 1002 999 1005 1003
fp (kHz) 1106 1106 1109 1105 1114 1111
Table 3.2: Design parameters
Supply voltage VDD (V) 30
Gate signal VG (V) 10
Gate charge Qg (nC) 8.3
Operating frequency (kHz) 1034
Load factor α 0.3
Substituting the above parameters into equations (3.23) and (3.24), the
new load impedance R′t and the parallel capacitor Cp can be calculated. R
′
t
is chosen to be 90% of the maximum value to ensure that there will be no
switching losses. A lower R′t value will result in a faster discharge of the drain
capacitance and, thus, no switching losses. The calculated value of Cp from
equation (3.23) and the chosen standard value C ′p are shown in Table 3.3.
Table 3.3: The parallel capacitances Cp and C
′
p
Transducer A B C D E F
Exact Cp (nF) 2.86 2.75 3.21 2.95 3.32 3
Standard C ′p (nF) 3.3 3 3.6 3.3 3.6 3.3
Recalculate Z ′t using C
′
p decremented by 5%. Using equation (3.15) with
CHAPTER 3. PROPOSED POWER AMPLIFIER 60
Zt′, calculate the required inductor for all transducers. Select the closest
standard value that is higher than all the calculated values. The selected
inductor is Lf = 13µH. Substitute Lf = 13µH into the equation(3.15), the
new Q′ can be obtained. The filter capacitor Cf is found by
Cf =
1
ω(Q′ ×R′t +X ′t)
, (3.37)
which is rounded to the closest standard value. The nominal value of the
input impedance Z ′in for the load is
Z ′in = Z
′




Using equation (3.38), the input impedance of the load Z ′in is found, as shown
in Table 3.4.
Table 3.4: The nominal parameters results for six transducers
Transducer A B C D E F
Z ′in (Ω) 18.5+j9.3 21.3+j11.1 20.5+j9.4 20.6+j10.6 22.1+j10.3 20.8+j10.5
Q′ 3.7 3.2 3.4 3.3 3.1 3.2
Exact Cf (nF) 15.31 21.76 6.29 8.13 6.2 12.51
Nominal C ′f (nF) 10 22 6.2 8.2 6.8 12
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Figure 3.9: The relation between the operating frequency and the input impedance.
Figure 3.9 plots the nominal value of the input impedance of the load Z ′in
variations versus the operating frequency. The x-axis is from the minimum
series resonant frequency fs = 998kHz to the maximum parallel resonant
frequency fp = 1114kHz. The y-axis is the nominal impedance of the load.
As the frequency increases, the input impedance of the load is still inductive.
At f=1034kHz, the load is inductive, as shown in Figure 3.9.
Since the L-C filter values are known, the nominal value of the input
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impedance of the load Z ′in and the magnitude impedance of |Z ′in| can be
found. The inductor amplitude Ip, the output power Po, the transistor loss
Pm, the inductor lossPL, and the gate loss PG can be calculated by Eq(3.25),
(3.27), (3.30), and (3.31).
3.5.2 Predicted Performance
Using the mentioned equations and parameters from Table 3.1 and Table
3.2, the exact values of Cf and Cp can be calculated for six different transduc-
ers. The calculation results are shown in Table 3.3 and Table 3.4. However,
the maximum resistance for ZVS operations is the same for all transducers,
and the calculated Ip, Po, Pm, PL, PG, PLoss and η are also the same. The exact
calculation results for all transducers are shown in Table 3.5 and Table 3.6.
Table 3.5: Exact calculation results for all transducers
Transducer A B C D E F
Ip (A) 0.68 0.68 0.68 0.68 0.68 0.68
Po (W) 6.24 6.24 6.24 6.24 6.24 6.24
Table 3.6: Exact calculation results for all transducers
Transducer A B C D E F
Pm (mW) 124.9 124.9 124.9 124.9 124.9 124.9
PG (mW) 72.9 72.9 72.9 72.9 72.9 72.9
PL (mW) 4.7 4.7 4.7 4.7 4.7 4.7
PLoss (mW) 202.4 202.4 202.4 202.4 202.4 202.4
η (%) 96.86 96.86 96.86 96.86 96.86 96.86
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3.6 Simulation results
This section presents the example schematic and operation waveforms, sim-
ulation results and errors between simulation results and calculation results,
showing how this designed amplifier works. The simulation aims to verify the
amplifier analysis and the design methodology by testing how the amplifier
responds to Cp and Cf variations. There are three sets of simulation results:
the first set simulation uses the components that are identical to exact calcu-
lated values; the second set simulation employs the elements that are nominal
values. The third set simulation uses 95% of nominal C ′p to verify that the
amplifier still works if the components are at the lower limit of the tolerance.
Figure 3.10: The schematic of the Class D amplifier for transducer A.
The transient simulations run for transducer A. The schematic of a Class
D amplifier is shown in Figure 3.10, and the operation waveforms are shown
in Figure 3.11.
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Figure 3.11: Waveforms of Vgs1,Vds1 and iL.
Figure 3.11 plots the gate signal Vgs, the input voltage of the load Vin, and
the inductor current iL. The waveform of Vin shows that the switch turns
ON, not at zero voltage, and there is a switching loss. The drain capacitor is
not fully discharged because the parallel capacitor is not large enough. This
indicates an error between analysis and practice.
Table 3.7 shows that the amplifier performances for six transducers, includ-
ing inductor currents, average output power as well as average power losses of
the transistor, gate driver and inductor, the total power losses, and efficien-
cies. The first simulation results using components of the exact calculated
values are shown below.
CHAPTER 3. PROPOSED POWER AMPLIFIER 65
Table 3.7: The first set of simulation results for all transducers
Transducer A B C D E F
Ip (A) 0.7 0.7 0.7 0.7 0.7 0.78
Po (W) 6 6.78 6.73 6.73 6.73 7.42
Pm (mW) 167.76 167.88 170.83 171.18 172.55 159.69
PG (mW) 60.21 60.55 60.56 60.41 60.67 60.52
PL (mW) 5 5.02 4.93 4.91 6.03 6.19
PLoss (mW) 232.97 233.45 238.41 236.5 239.25 226.4
η (%) 96.26 96.67 96.58 96.61 96.57 96.5
To check errors between the calculation and simulation using exact values,
we can compare the output power, total power losses, and efficiency. Error
calculations could be expressed as the following.





where Pos is the simulation value of the output power, and Poc is the calculated
value of the output power.





where PLosss is the simulation value of the total power loss, and PLossc is the
value of the total power loss after calculation.





where ηs is the simulation value of the overall efficiency, and ηc is the computed
value of the overall efficiency.
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Table 3.8 shows the errors between the exact simulation and calculation.
The output power differences are from −3.85% to 18.91% for Epo. The switch-
ing losses are assumed to be zero; however, there are switching losses in the
simulation. Therefore, the power losses are different between calculation and
simulation. The total power losses are from 11.86% to 18.21%. Even though
power consumptions are different, the efficiency errors are close. The efficien-
cies are from −0.2% to −0.62%.
Table 3.8: Errors between the exact calculation and the first set simulation
Transducer A B C D E F
Epo -3.85% 8.65% 7.85% 7.85% 7.85% 18.91%
EPLoss 15.1% 15.34% 17.79% 16.85% 18.21% 11.86%
Eη -0.62% -0.2% -0.29% -0.26% -0.3% -0.37%
Table 3.9 shows the second set of simulation results for all transducers.
The second simulation uses the nominal capacitances, which give tolerance
to the load variations. The switch turns ON before Vin reaches VDD, and the
proposed amplifier satisfies ZVS operation so that the switching loss is zero.
The simulation meets our assumptions.
Table 3.9: The second set of simulation results for all transducers
Transducer A B C D E F
Ip (A) 0.85 0.75 0.8 0.8 0.74 0.78
Po (W) 7.4 6.39 7.02 6.69 6.53 6.63
Pm (mW) 182.18 145.02 159.68 152.78 141.5 158.54
PG (mW) 65.52 63.58 62.62 63.58 62.34 63.82
PL (mW) 8.35 6.21 7.07 6.67 6.06 6.63
PLoss(mW ) 256.05 214.81 228.67 223.03 209.9 228.99
η (%) 96.66 96.75 96.85 96.77 96.89 96.84
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Table 3.10 shows the third set of simulation results. As mentioned before,
the simulation uses 95 % of the nominal C ′p. The amplitudes of the inductor
currents are high, so both output power and power consumptions are high.
The power efficiencies among these three sets of simulations are closed to
97%.
Table 3.10: The third set of simulation results for all transducers
Transducer A B C D E F
Ip (A) 0.84 0.74 0.76 0.74 0.7 0.75
Po (W) 7.66 7 6.95 6.79 6.44 6.81
Pm (mW) 170.44 141.54 145.93 140.49 131.2 147.14
PG (mW) 62.06 62.09 62.16 61.94 61.75 61.33
PL (mW) 7.64 5.66 6.21 5.45 5.31 6.07
PLoss (mW) 239.52 209.29 214.34 207.88 198.26 213.99
η (% ) 96.97 97.1 97.01 97.03 97.01 96.95
In summary, this proposed amplifier has a minimum theoretical efficiency
of 96.26%, and it is relatively insensitive to changes in load impedance. Due
to a low value of Cp, the load impedance also changes. If Cf and Cp have ±5%
tolerance, there are nine combinations of Cf and Cp, as shown in Table 3.11.
The calculation results are shown in TableA.1 in appendix A. Table A.1 shows
the input impedance of the load Zin, load factor α, maximum resistance R
′
t
for ZVS operation, and PLoad for six transducers. Resistances are from 24Ω
to 30Ω, load factors are always positive, and the efficiencies are from 95.98%
to 96.98%.
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Table 3.11: All Cf and Cp combinations
Combination (1) (2) (3) (4) (5) (6) (7) (8) (9)
Cf nom. +5% -5% nom. nom. +5% +5% -5% - 5%
Cp nom. nom. nom. +5% -5% +5% - 5% +5% -5%
3.7 Exploration of Proposed Amplifier Limitations
The output power could be increased by raising the supply voltage. For
MOSET IRF510, the maximum drain-to-source voltage VDSmax is 100V, and
the maximum power dissipation is approximately 50W for all commercial-
industrial applications. Given the design margin, we use 80V of supply voltage
to estimate the maximum output power. Using the Eq(3.25), the output
power could be estimated as 42.38W for transducer A. Simulating with the
supply voltage increased to 80V, and Figure 3.12 illustrates the schematic
of this Class D amplifier. The simulation use components that are nominal
values and the operation waveforms are shown in Figure 3.13. Figure 3.13
shows that the amplifier operates for the ZVS operation, and the inductor
current is close to a sine wave. The parallel capacitor makes the inductor
fully discharge the drain capacitor. As a result, the amplifier also works if the
supply voltage is elevated.
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Figure 3.12: The schematic of the Class D amplifier at VDD=80V
Figure 3.13: Waveforms of Class D amplifier operation at VDD=80V
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The simulation results for all six transducers are shown in Table 3.12.
When the supply voltage is 80V, the amplifier can provide around 50W of
output power with an efficiency of 97%.
Table 3.12: Simulation results at VDD=80V
Transducer A B C D E F
Ip (A) 2.33 2.2 2.14 2.08 1.98 2.07
Po (W) 52.61 45.53 50.03 47.66 46.49 47.29
Pm (W) 1.08 0.82 0.92 0.88 0.81 0.88
PG (mW) 75.59 74.52 73.83 74.52 73.48 74.32
PL (mW) 59.55 44.05 44.36 47.49 43.23 47.26
PLoss(W ) 1.23 0.97 1.09 1.04 0.95 0.99
η (%) 97.72 97.91 97.87 97.86 98 97.95
Table 3.12 shows that both output power and efficiencies for the six trans-
ducers are high. When output power increases, the power dissipation also
rises. If the MOSFET power dissipation is large, the dissipated power is
transferred into heat that raises the junction temperature. For safety, the
junction temperature TJ should not exceed a specific maximum TJmax. Thus,
if the temperature exceeds TJmax, a heat sink should be added. We can esti-





where TA is the ambient temperature, and PD is the MOSFET power dissi-
pation [25]. According to the MOSFET(IRF510) datasheet , the maximum
junction temperature is 175◦C, and the maximum junction-to-ambient resis-
tance is 62◦C/W . We assume TA is 50
◦C for safe in this design; thus, the
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= 2.02W . (3.43)
The power consumption of the transistorcan be found in Table 3.13. Pm
is the loss of two transistors, so the power consumption of each transistor is
Pm
2 . For transducer A, the power is consumed at 0.54W, which is less than




This thesis presents a new design methodology of a ZVS Class D amplifier
to drive ultrasound transducers. This aims to provide high output power with
high efficiency. There are several advantages to this design:
1. The amplifier topology is simple, flexible, and low-cost. If this design is
implemented in the lab, it requires a variable DC voltage supply, a gate
driver, two NMOSs, an L-C filter, and a parallel capacitor.
2. The amplifier is tolerant within a range of loading impedance variations
(±5%).
3. The proposed amplifier delivers up to 50W of power to the load at
f=1034kHz with 97% efficiency. The switching loss of this proposed
amplifier is low because of the ZVS operation.
However, the amplifier has its drawbacks:
1. The amplifier requires a variable DC supply to adjust the load power.
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2. The amplifier needs to be tuned for a specific frequency.
4.2 Future work
This design is a theoretical analysis, and it still needs to be implemented
in practice. The pulse generation module should be added, and it can be
achieved by PWM technology.
Experimental results and simulation results may differ. In the thesis, the
design methodology eliminates the switching loss at the expense of diode
losses. In the future, there should be an analysis to compare the switch-
ing losses to the diode losses. Also, the mathematical sensitivity should be
analyzed, which would help to understand the critical parameters.
Appendix A
Calculation Results of Nine Capacitor
Combinations For Amplifiers
Table A.1: Calculation results of nine capacitor
combinations for amplifiers
Transducer Combination Zin (Ω ) α R′t (Ω ) PLoad (W) η (%)
A
(1) 18.5 + j9.3 0.5 27.8 7.87 96.39
(2) 18.5 + j10 0.54 27.3 7.62 96.37
(3) 18.5 + j8.5 0.46 28.3 8.15 96.41
(4) 16.3 + j12.7 0.78 24.5 6.97 95.92
(5) 21 + j5.8 0.27 30 8.07 96.74
(6) 16.3 + j13.4 0.83 24 6.67 95.89
(7) 21 + j6.5 0.31 29.7 7.92 96.73
(8) 16.3 + j13.4 0.83 24 6.67 95.89
(9) 21 + j5 0.24 30.3 8.22 96.76
Continued on next page
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Table A.1: Calculation results of nine capacitor
combinations for amplifiers
Transducer Combination Zin (Ω ) α R′t (Ω ) PLoad (W) η (%)
B
(1) 21.3 + j11.1 0.52 27.6 6.72 96.65
(2) 21.3 + j11.4 0.54 27.4 6.64 96.64
(3) 21.3 + j10.7 0.5 27.8 6.82 96.66
(4) 18.8 + j14.8 0.79 24.5 6 96.23
(5) 24.4 + j7.1 0.29 29.9 6.9 96.97
(6) 18.8 + j15.1 0.8 24.3 5.89 96.21
(7) 24.4 + j7.4 0.3 29.8 6.85 96.97
(8) 18.8 + j14.4 0.77 24.7 6.11 96.24
(9) 24.4 + j6.7 0.27 30 6.96 96.23
C
(1) 20.5 + j9.4 0.46 28.3 7.36 96.62
(2) 20.5 + j10.6 0.52 27.7 7.03 96.58
(3) 20.5 + j8.1 0.39 29 7.7 96.65
(4) 18.3 + j11.8 0.64 26.2 7.06 96.28
(5) 23.1 + j6.8 0.3 29.8 7.25 96.89
(6) 18.3 + j12.9 0.71 25.4 6.65 96.23
(7) 23.1 + j8 0.35 29.4 7.04 96.87
(8) 18.3 + j10.4 0.57 27 7.52 96.32
(9) 23.1 + j5.5 0.24 30.3 7.46 96.92
D
(1) 20.6 + j10.6 0.51 27.7 7.01 96.60
Continued on next page
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Table A.1: Calculation results of nine capacitor
combinations for amplifiers
Transducer Combination Zin (Ω ) α R′t (Ω ) PLoad (W) η (%)
(2) 20.6 + j11.4 0.55 27.2 6.76 96.57
(3) 20.6 + j9.6 0.46 28.2 7.28 96.62
(4) 18.3 + j13.3 0.73 25.2 6.51 96.22
(5) 23.2 + j7.7 0.33 29.5 7.08 96.88
(6) 18.3 + j14.2 0.78 24.6 6.21 96.18
(7) 23.2 + j8.6 0.37 29.2 6.91 96.86
(8) 18.3 + j12.3 0.67 25.8 6.85 96.26
(9) 23.2 + j6.7 0.29 29.9 7.25 96.90
E
(1) 22.1 + j10.3 0.46 28.2 6.78 96.74
(2) 22.1 + j11.3 0.51 27.7 6.53 96.71
(3) 22.1 + j9.1 0.41 28.8 7.06 96.77
(4) 22.1 + j10.3 0.46 28.2 6.78 96.74
(5) 25 + j7.7 0.31 29.9 6.67 97
(6) 22.1 + j11.3 0.51 27.7 6.0 96.36
(7) 25 + j8.7 0.35 29.4 6.5 96.98
(8) 22.1 + j9.1 0.41 28.8 7.06 96.77
(9) 25 + j6.5 0.26 30.1 6.83 97.20
F
(1) 20.8 + j10.5 0.51 27.8 6.97 96.61
(2) 20.8 + j11.2 0.54 27.4 6.8 96.61
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Table A.1: Calculation results of nine capacitor
combinations for amplifiers
Transducer Combination Zin (Ω ) α R′t (Ω ) PLoad (W) η (%)
(3) 20.8 + j9.9 0.47 28.1 7.15 96.60
(4) 19 + j13 0.69 25.6 6.53 96.63
(5) 23.7 + j7 0.29 29.9 7.08 96.87
(6) 19 + j13.6 0.72 25.3 6.34 97.11
(7) 23.7 + j7.6 0.32 29.6 6.98 96.29
(8) 19 + j12.4 0.65 26.1 6.75 96.99
(9) 23.7 + j6.3 0.26 30.1 7.18 96.94
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